FPGA implementation of self organizing map with digital phase locked loops.
The self-organizing map (SOM) has found applicability in a wide range of application areas. Recently new SOM hardware with phase modulated pulse signal and digital phase-locked loops (DPLLs) has been proposed (Hikawa, 2005). The system uses the DPLL as a computing element since the operation of the DPLL is very similar to that of SOM's computation. The system also uses square waveform phase to hold the value of the each input vector element. This paper discuss the hardware implementation of the DPLL SOM architecture. For effective hardware implementation, some components are redesigned to reduce the circuit size. The proposed SOM architecture is described in VHDL and implemented on field programmable gate array (FPGA). Its feasibility is verified by experiments. Results show that the proposed SOM implemented on the FPGA has a good quantization capability, and its circuit size very small.
Hikawa
Hiroomi
H
Department of Computer Science and Intelligent Systems, Oita University, Oita 870-1192, Japan. hikawa@csis.oita-u.ac.jp
D000465:Algorithms; D001185:Artificial Intelligence; D003201:Computers; D016571:Neural Networks, Computer