title: Power feasibility of implantable digital spike-sorting circuits for neural prosthetic systems.
abstract: A new class of neural prosthetic systems aims to assist disabled patients by translating cortical neural activity into control signals for prosthetic devices. Based on the success of proof-of-concept systems in the laboratory, there is now considerable interest in increasing system performance and creating implantable electronics for use in clinical systems. A critical question that impacts system performance and the overall architecture of these systems is whether it is possible to identify the neural source of each action potential (spike sorting) in real-time and with low power. Low power is essential both for power supply considerations and heat dissipation in the brain. In this paper we report that several state-of-the-art spike sorting algorithms implemented in modern CMOS VLSI processes are expected to be power realistic.
authors.affiliation: Department of Electrical Engineering, Stanford University, Stanford, CA, USA.
authors.forename: Zachary S
authors.initials: ZS
authors.lastname: Zumsteg
authors.forename: Rizwan E
authors.initials: RE
authors.lastname: Ahmed
authors.forename: Gopal
authors.initials: G
authors.lastname: Santhanam
authors.forename: Krishna V
authors.initials: KV
authors.lastname: Shenoy
authors.forename: Teresa H
authors.initials: TH
authors.lastname: Meng