Cache write generate for parallel image processing on shared memory architectures.
We investigate cache write generate, our cache mode invention. We demonstrate that for parallel image processing applications, the new mode improves main memory bandwidth, CPU efficiency, cache hits, and cache latency. We use register level simulations validated by the UW-Proteus system. Many memory, cache, and processor configurations are evaluated.
Wittenbrink
C M
CM
Dept. of Electr. Eng., Washington Univ., Seattle, WA.
Somani
A K
AK
Chen
C H
CH