title: Massively parallel architectures for large scale neural network simulations.
abstract: A toroidal lattice architecture (TLA) and a planar lattice architecture (PLA) are proposed as massively parallel neurocomputer architectures for large-scale simulations. The performance of these architectures is almost proportional to the number of node processors, and they adopt the most efficient two-dimensional processor connections for WSI implementation. They also give a solution to the connectivity problem, the performance degradation caused by the data transmission bottleneck, and the load balancing problem for efficient parallel processing in large-scale neural network simulations. The general neuron model is defined. Implementation of the TLA with transputers is described. A Hopfield neural network and a multilayer perceptron have been implemented and applied to the traveling salesman problem and to identity mapping, respectively. Proof that the performance increases almost in proportion to the number of node processors is given.
authors.affiliation: Sharp Corp., Nara.
authors.forename: Y
authors.initials: Y
authors.lastname: Fujimoto
authors.forename: N
authors.initials: N
authors.lastname: Fukuda
authors.forename: T
authors.initials: T
authors.lastname: Akabane