title: Paralleled hardware annealing for optimal solutions on electronic neural networks.
abstract: Three basic neural network schemes have been extensively studied by researchers: the iterative networks, the backpropagation networks, and the self-organizing networks. Simulated annealing is a probabilistic hill-climbing technique that accepts, with a nonzero but gradually decreasing probability, deterioration in the cost function of the optimization problems. Hardware annealing, which combines the simulated annealing technique with continuous-time electronic neural networks by changing the voltage gain of neurons, is discussed. The initial and final voltage gains for applying hardware annealing to Hopfield data-conversion networks are presented. In hardware annealing, the voltage gain of output neurons is increased from an initial low value to a final high value in a continuous fashion which helps to achieve the optimal solution for an optimization problem in one annealing cycle. Experimental results on the transfer function and transient response of electronic neural networks achieving the global minimum are also presented.
authors.affiliation: Dept. of Electr. Eng., Univ. of Southern California, Los Angeles, CA.
authors.forename: B W
authors.initials: BW
authors.lastname: Lee
authors.forename: B J
authors.initials: BJ
authors.lastname: Sheu