Implementation of pipelined FastICA on FPGA for real-time blind source separation.
Fast independent component analysis (FastICA) algorithm separates the independent sources from their mixtures by measuring non-Gaussian. FastICA is a common offline method to identify artifact and interference from their mixtures such as electroencephalogram (EEG), magnetoencephalography (MEG), and electrocardiogram (ECG). Therefore, it is valuable to implement FastICA for real-time signal processing. In this paper, the FastICA algorithm is implemented in a field-programmable gate array (FPGA), with the ability of real-time sequential mixed signals processing by the proposed pipelined FastICA architecture. Moreover, in order to increase the numbers precision, the hardware floating-point (FP) arithmetic units had been carried out in the hardware FastICA. In addition, the proposed pipeline FastICA provides the high sampling rate (192 kHz) capability by hand coding the hardware FastICA in hardware description language (HDL). To verify the features of the proposed hardware FastICA, simulations are first performed, then real-time signal processing experimental results are presented using the fabricated platform. Experimental results demonstrate the effectiveness of the presented hardware FastICA as expected.
Department of Electrical Engineering, National Central University, Jhong-Li, Taoyuan 320, Taiwan, R.O.C. kkshyu@ee.ncu.edu.tw
Kuo-Kai
KK
Shyu
Ming-Huan
MH
Lee
Yu-Te
YT
Wu
Po-Lei
PL
Lee
D000465:Algorithms; D003198:Computer Simulation; D003201:Computers; D006801:Humans; D016571:Neural Networks, Computer; D010363:Pattern Recognition, Automated; D025341:Principal Component Analysis; D011381:Programming Languages; D012815:Signal Processing, Computer-Assisted; D013997:Time Factors