title: Four-dimensional address topology for circuits with stacked multilayer crossbar arrays.
abstract: We present a topological framework that provides a simple yet powerful electronic circuit architecture for constructing and using multilayer crossbar arrays, allowing a significantly increased integration density of memristive crosspoint devices beyond the scaling limits of lateral feature sizes. The truly remarkable feature of such circuits, which is an extension of the CMOL (Cmos + MOLecular-scale devices) concept for an area-like interface to a three-dimensional system, is that a large-feature-size complimentary metal-oxide-semiconductor (CMOS) substrate can provide high-density interconnects to multiple crossbar layers through a single set of vertical vias. The physical locations of the memristive devices are mapped to a four-dimensional logical address space such that unique access from the CMOS substrate is provided to every device in a stacked array of crossbars. This hybrid architecture is compatible with digital memories, field-programmable gate arrays, and biologically inspired adaptive networks and with state-of-the-art integrated circuit foundries.
authors.affiliation: Hewlett-Packard Laboratories, 1501 Page Mill Road, MS1123, Palo Alto, CA 94304, USA. strukov@gmail.com
authors.forename: Dmitri B
authors.initials: DB
authors.lastname: Strukov
authors.forename: R Stanley
authors.initials: RS
authors.lastname: Williams
mesh_terms: D003199:Computer Systems; D017097:Electric Impedance; D004581:Electronics / Q000379:methods*; D012666:Semiconductors