title: A subthreshold aVLSI implementation of the Izhikevich simple neuron model.
abstract: We present a circuit architecture for compact analog VLSI implementation of the Izhikevich neuron model, which efficiently describes a wide variety of neuron spiking and bursting dynamics using two state variables and four adjustable parameters. Log-domain circuit design utilizing MOS transistors in subthreshold results in high energy efficiency, with less than 1pJ of energy consumed per spike. We also discuss the effects of parameter variations on the dynamics of the equations, and present simulation results that replicate several types of neural dynamics. The low power operation and compact analog VLSI realization make the architecture suitable for human-machine interface applications in neural prostheses and implantable bioelectronics, as well as large-scale neural emulation tools for computational neuroscience.
authors.affiliation: Qualcomm Incorporated, San Diego, CA 92121, USA. vrangan@qualcomm.com
authors.forename: Venkat
authors.initials: V
authors.lastname: Rangan
authors.forename: Abhishek
authors.initials: A
authors.lastname: Ghosh
authors.forename: Vladimir
authors.initials: V
authors.lastname: Aparin
authors.forename: Gert
authors.initials: G
authors.lastname: Cauwenberghs
mesh_terms: D008954:Models, Biological; D009474:Neurons / Q000502:physiology*