title: Fault-tolerant sub-lithographic design with rollback recovery.
abstract: Shrinking feature sizes and energy levels coupled with high clock rates and decreasing node capacitance lead us into a regime where transient errors in logic cannot be ignored. Consequently, several recent studies have focused on feed-forward spatial redundancy techniques to combat these high transient fault rates. To complement these studies, we analyze fine-grained rollback techniques and show that they can offer lower spatial redundancy factors with no significant impact on system performance for fault rates up to one fault per device per ten million cycles of operation (P(f) = 10(-7)) in systems with 10(12) susceptible devices. Further, we concretely demonstrate these claims on nanowire-based programmable logic arrays. Despite expensive rollback buffers and general-purpose, conservative analysis, we show the area overhead factor of our technique is roughly an order of magnitude lower than a gate level feed-forward redundancy scheme.
authors: Department of Computer Science, California Institute of Technology, Pasadena, CA 91125, USA.
authors: Helia
authors: H
authors: Naeimi
authors: André
authors: A
authors: Dehon