title: Massively parallel neural signal processing: System-on-Chip design with FPGAs.
abstract: This work discusses the architectural layout and performance results of a SoC design for parallel neural signal processing. Architectural framework for scalability and scalar reconfigurability are presented. Architectural requirements for massive parallelism in neural recordings are presented. Prototype architecture with dual processors and multi-level reconfigurable platform design is presented. Functional modules of the platform include real-time spike detector and sorter for several hundreds of neural channels. Performance of the platform for a 300 channel interface is also discussed.
authors.affiliation: Neural Instrumentation Lab, Temple University, Philadelphia, PA 19122, USA.bkintex@temple.edu
authors.forename: Karthikeyan
authors.initials: K
authors.lastname: Balasubramanian
authors.forename: Iyad
authors.initials: I
authors.lastname: Obeid
mesh_terms: D000200:Action Potentials; D003201:Computers; D012815:Signal Processing, Computer-Assisted; D012984:Software