title: Carbon nanotube growth for through silicon via application.
abstract: Through silicon via (TSV) technology is key for next generation three-dimensional integrated circuits, and carbon nanotubes (CNT) provide a promising alternative to metal for filling the TSV. Three catalyst preparation methods for achieving CNT growth from the bottom of the TSV are investigated. Compared with sputtering and evaporation, catalyst deposition using dip-coating in a FeCl2 solution is found to be a more efficient method for realizing a bottom-up filling of the TSV (aspect ratio 5 or 10) with CNT. The CNT bundles grown in 5 min exceed the 50 μm length of the TSV and are multi-wall CNT with three to eight walls. The CNT bundles inside the TSV were electrically characterized by creating a direct contact using a four-point nanoprober setup. A low resistance of the CNT bundle of 69.7 Ω (297 Ω) was measured when the CNT bundle was contacted midway along (over the full length of) the 25 μm deep TSV. The electrical characterization in combination with the good filling of the TSV demonstrates the potential use of CNT in fully integrated TSV applications.
authors: Department of Engineering, University of Cambridge, Cambridge CB2 1PZ, UK.
authors: R
authors: R
authors: Xie
authors: C
authors: C
authors: Zhang
authors: M H
authors: MH
authors: van der Veen
authors: K
authors: K
authors: Arstila
authors: T
authors: T
authors: Hantschel
authors: B
authors: B
authors: Chen
authors: G
authors: G
authors: Zhong
authors: J
authors: J
authors: Robertson