title: SAD-based stereo vision machine on a System-on-Programmable-Chip (SoPC).
abstract: This paper, proposes a novel solution for a stereo vision machine based on the System-on-Programmable-Chip (SoPC) architecture. The SOPC technology provides great convenience for accessing many hardware devices such as DDRII, SSRAM, Flash, etc., by IP reuse. The system hardware is implemented in a single FPGA chip involving a 32-bit Nios II microprocessor, which is a configurable soft IP core in charge of managing the image buffer and users' configuration data. The Sum of Absolute Differences (SAD) algorithm is used for dense disparity map computation. The circuits of the algorithmic module are modeled by the Matlab-based DSP Builder. With a set of configuration interfaces, the machine can process many different sizes of stereo pair images. The maximum image size is up to 512 K pixels. This machine is designed to focus on real time stereo vision applications. The stereo vision machine offers good performance and high efficiency in real time. Considering a hardware FPGA clock of 90 MHz, 23 frames of 640 × 480 disparity maps can be obtained in one second with 5 × 5 matching window and maximum 64 disparity pixels.
authors: State Key Laboratory of Fluid Power Transmission and Control, Zhejiang University, Hangzhou 310027, China. Gavin@hdu.edu.cn
authors: Xiang
authors: X
authors: Zhang
authors: Zhangwei
authors: Z
authors: Chen
mesh_terms: D000465:Algorithms; D021621:Imaging, Three-Dimensional; D012371:Robotics; D012984:Software; D014785:Vision, Ocular