title: Phase-Synchronization Early Epileptic Seizure Detector VLSI Architecture.
abstract: A low-power VLSI processor architecture that computes in real time the magnitude and phase-synchronization of two input neural signals is presented. The processor is a part of an envisioned closed-loop implantable microsystem for adaptive neural stimulation. The architecture uses three CORDIC processing cores that require shift-and-add operations but no multiplication. The 10-bit processor synthesized and prototyped in a standard 1.2 V 0.13 μm CMOS technology utilizes 41,000 logic gates. It dissipates 3.6 μW per input pair, and provides 1.7 kS/s per-channel throughput when clocked at 2.5 MHz. The power scales linearly with the number of input channels or the sampling rate. The efficacy of the processor in early epileptic seizure detection is validated on human intracranial EEG data.
authors.forename: K
authors.initials: K
authors.lastname: Abdelhalim
authors.forename: V
authors.initials: V
authors.lastname: Smolyakov
authors.forename: R
authors.initials: R
authors.lastname: Genov