title: A pipeline VLSI design of fast singular value decomposition processor for real-time EEG system based on on-line recursive independent component analysis.
abstract: This paper presents a pipeline VLSI design of fast singular value decomposition (SVD) processor for real-time electroencephalography (EEG) system based on on-line recursive independent component analysis (ORICA). Since SVD is used frequently in computations of the real-time EEG system, a low-latency and high-accuracy SVD processor is essential. During the EEG system process, the proposed SVD processor aims to solve the diagonal, inverse and inverse square root matrices of the target matrices in real time. Generally, SVD requires a huge amount of computation in hardware implementation. Therefore, this work proposes a novel design concept for data flow updating to assist the pipeline VLSI implementation. The SVD processor can greatly improve the feasibility of real-time EEG system applications such as brain computer interfaces (BCIs). The proposed architecture is implemented using TSMC 90 nm CMOS technology. The sample rate of EEG raw data adopts 128 Hz. The core size of the SVD processor is 580×580 um(2), and the speed of operation frequency is 20MHz. It consumes 0.774mW of power during the 8-channel EEG system per execution time.
authors.forename: Kuan-Ju
authors.initials: KJ
authors.lastname: Huang
authors.forename: Wei-Yeh
authors.initials: WY
authors.lastname: Shih
authors.forename: Jui Chung
authors.initials: JC
authors.lastname: Chang
authors.forename: Chih Wei
authors.initials: CW
authors.lastname: Feng
authors.forename: Wai-Chi
authors.initials: WC
authors.lastname: Fang
mesh_terms: D000465:Algorithms; D062207:Brain-Computer Interfaces; D003198:Computer Simulation; D003199:Computer Systems; D004569:Electroencephalography / Q000379:methods*; D004867:Equipment Design; D006801:Humans; D015203:Reproducibility of Results; D012815:Signal Processing, Computer-Assisted