title: A scalable silicon photonic chip-scale optical switch for high performance computing systems.
abstract: This paper discusses the architecture and provides performance studies of a silicon photonic chip-scale optical switch for scalable interconnect network in high performance computing systems. The proposed switch exploits optical wavelength parallelism and wavelength routing characteristics of an Arrayed Waveguide Grating Router (AWGR) to allow contention resolution in the wavelength domain. Simulation results from a cycle-accurate network simulator indicate that, even with only two transmitter/receiver pairs per node, the switch exhibits lower end-to-end latency and higher throughput at high (>90%) input loads compared with electronic switches. On the device integration level, we propose to integrate all the components (ring modulators, photodetectors and AWGR) on a CMOS-compatible silicon photonic platform to ensure a compact, energy efficient and cost-effective device. We successfully demonstrate proof-of-concept routing functions on an 8 × 8 prototype fabricated using foundry services provided by OpSIS-IME.
authors: Runxiang
authors: R
authors: Yu
authors: Stanley
authors: S
authors: Cheung
authors: Yuliang
authors: Y
authors: Li
authors: Katsunari
authors: K
authors: Okamoto
authors: Roberto
authors: R
authors: Proietti
authors: Yawei
authors: Y
authors: Yin
authors: S J B
authors: SJ
authors: Yoo