A low-noise delta-sigma phase modulator for polar transmitters.
A low-noise phase modulator, using finite-impulse-response (FIR) filtering embedded delta-sigma (ΔΣ) fractional-N phase-locked loop (PLL), is fabricated in 0.18 μ m CMOS for GSM/EDGE polar transmitters. A simplified digital compensation filter with inverse-FIR and -PLL features is proposed to trade off the transmitter noise and linearity. Experimental results show that the presented architecture performs RF phase modulation well with 20 mW power dissipation from 1.6 V supply and achieves the root-mean-square (rms) and peak phase errors of 4° and 8.5°, respectively. The measured and simulated phase noises of -104 dBc/Hz and -120 dBc/Hz at 400-kHz offset from 1.8-GHz carrier frequency are observed, respectively.
School of Information and Electronics, Beijing Institute of Technology, Beijing 100081, China.
Bo
B
Zhou
D000465:Algorithms; D004581:Electronics / Q000295:instrumentation*; D004867:Equipment Design; D012815:Signal Processing, Computer-Assisted; D059629:Signal-To-Noise Ratio