title: A 680 nA ECG acquisition IC for leadless pacemaker applications.
abstract: A sub- μW ECG acquisition IC is presented for a single-chamber leadless pacemaker applications. It integrates a low-power, wide dynamic-range ECG readout front end together with an analog QRS-complex extractor. To save ASIC power, a current-multiplexed channel buffer is introduced to drive a 7 b-to-10 b self-synchronized SAR ADC which utilizes 4 fF/unit capacitors. The ASIC consumes only 680nA and achieves CMRR > 90 dB, PSRR > 80 dB, an input-referred noise of 4.9 μVrms in a 130 Hz bandwidth, and has rail-to-rail DC offset rejection. Low-power heartbeat detections are evaluated with the help of the ASIC acquiring nearly 20,000 beats across 10 different records from the MIT-BIH arrhythmia database. In the presence of muscle noise, both the average Sensitivity (Se) and Positive Predictivity (PP) show more than 90% when the input SNR > 6 dB.
authors.forename: Long
authors.initials: L
authors.lastname: Yan
authors.forename: Pieter
authors.initials: P
authors.lastname: Harpe
authors.forename: Venkata Rajesh
authors.initials: VR
authors.lastname: Pamula
authors.forename: Masato
authors.initials: M
authors.lastname: Osawa
authors.forename: Yasunari
authors.initials: Y
authors.lastname: Harada
authors.forename: Kosei
authors.initials: K
authors.lastname: Tamiya
authors.forename: Chris
authors.initials: C
authors.lastname: Van Hoof
authors.forename: Refet Firat
authors.initials: RF
authors.lastname: Yazicioglu
mesh_terms: D002304:Cardiac Pacing, Artificial / Q000379:methods*; D004562:Electrocardiography / Q000295:instrumentation* / Q000379:methods*; D006801:Humans; D010138:Pacemaker, Artificial