title: Toward a reduced-wire readout system for ultrasound imaging.
abstract: We present a system-on-a-chip (SoC) for use in high-frequency capacitive micromachined ultrasonic transducer (CMUT) imaging systems. This SoC consists of trans-impedance amplifiers (TIA), delay locked loop (DLL) based clock multiplier, quadrature sampler, and pulse width modulator (PWM). The SoC down converts RF echo signal to baseband by quadrature sampling which facilitates modulation. To send data through a 1.6 m wire in the catheter which has limited bandwidth and is vulnerable to noise, the SoC creates a pseudo-digital PWM signal which can be used for back telemetry or wireless readout of the RF data. In this implementation, using a 0.35-μm std. CMOS process, the TIA and single-to-differential (STD) converter had 45 MHz bandwidth, the quadrature sampler had 10.1 dB conversion gain, and the PWM had 5-bit ENoB. Preliminary results verified front-end functionality, and the power consumption of a TIA, STD, quadrature sampler, PWM, and clock multiplier was 26 mW from a 3 V supply.
authors.forename: Jaemyung
authors.initials: J
authors.lastname: Lim
authors.forename: Evren F
authors.initials: EF
authors.lastname: Arkan
authors.forename: F Levent
authors.initials: FL
authors.lastname: Degertekin
authors.forename: Maysam
authors.initials: M
authors.lastname: Ghovanloo
mesh_terms: D000669:Amplifiers, Electronic; D002318:Cardiovascular Diseases / Q000000981:diagnostic imaging*; D004867:Equipment Design; D006801:Humans; D056656:Lab-On-A-Chip Devices; D013686:Telemetry; D014159:Transducers; D014463:Ultrasonography / Q000295:instrumentation*