title: A 4-fJ/Spike Artificial Neuron in 65 nm CMOS Technology.
abstract: As Moore's law reaches its end, traditional computing technology based on the Von Neumann architecture is facing fundamental limits. Among them is poor energy efficiency. This situation motivates the investigation of different processing information paradigms, such as the use of spiking neural networks (SNNs), which also introduce cognitive characteristics. As applications at very high scale are addressed, the energy dissipation needs to be minimized. This effort starts from the neuron cell. In this context, this paper presents the design of an original artificial neuron, in standard 65 nm CMOS technology with optimized energy efficiency. The neuron circuit response is designed as an approximation of the Morris-Lecar theoretical model. In order to implement the non-linear gating variables, which control the ionic channel currents, transistors operating in deep subthreshold are employed. Two different circuit variants describing the neuron model equations have been developed. The first one features spike characteristics, which correlate well with a biological neuron model. The second one is a simplification of the first, designed to exhibit higher spiking frequencies, targeting large scale bio-inspired information processing applications. The most important feature of the fabricated circuits is the energy efficiency of a few femtojoules per spike, which improves prior state-of-the-art by two to three orders of magnitude. This performance is achieved by minimizing two key parameters: the supply voltage and the related membrane capacitance. Meanwhile, the obtained standby power at a resting output does not exceed tens of picowatts. The two variants were sized to 200 and 35 μm2with the latter reaching a spiking output frequency of 26 kHz. This performance level could address various contexts, such as highly integrated neuro-processors for robotics, neuroscience or medical applications.
authors.affiliation: Centre National de la Recherche Scientifique, Université Lille, USR 3380 - IRCICA Lille, France.
authors.forename: Ilias
authors.initials: I
authors.lastname: Sourikopoulos
authors.affiliation: Centre National de la Recherche Scientifique, Université Lille, USR 3380 - IRCICA Lille, France.
authors.forename: Sara
authors.initials: S
authors.lastname: Hedayat
authors.affiliation: Centre National de la Recherche Scientifique, Université Lille, USR 3380 - IRCICALille, France; Centre National de la Recherche Scientifique, Université Lille, ISEN, Université Valenciennes, UMR 8520 - IEMNLille, France.
authors.forename: Christophe
authors.initials: C
authors.lastname: Loyez
authors.affiliation: Centre National de la Recherche Scientifique, Université Lille, USR 3380 - IRCICALille, France; Centre National de la Recherche Scientifique, Université Lille, ISEN, Université Valenciennes, UMR 8520 - IEMNLille, France.
authors.forename: François
authors.initials: F
authors.lastname: Danneville
authors.affiliation: Centre National de la Recherche Scientifique, Université Lille, USR 3380 - IRCICALille, France; Centre National de la Recherche Scientifique, Université Lille, ISEN, Université Valenciennes, UMR 8520 - IEMNLille, France.
authors.forename: Virginie
authors.initials: V
authors.lastname: Hoel
authors.affiliation: Université Grenoble Alpes, GrenobleGrenoble, France; CEA, LETI, MINATEC CampusGrenoble, France.
authors.forename: Eric
authors.initials: E
authors.lastname: Mercier
authors.affiliation: Centre National de la Recherche Scientifique, Université Lille, USR 3380 - IRCICALille, France; Centre National de la Recherche Scientifique, Université Lille, ISEN, Université Valenciennes, UMR 8520 - IEMNLille, France.
authors.forename: Alain
authors.initials: A
authors.lastname: Cappy
keywords: CMOS; Morris-Lecar neuron; analog VLSI; artificial neuron; spiking neural network; subthreshold